Normal view MARC view ISBD view

Routing Congestion in VLSI Circuits: Estimation and Optimization

Saxena, Prashant.

Routing Congestion in VLSI Circuits: Estimation and Optimization [electronic resource] / by Prashant Saxena, Rupesh S. Shelar, Sachin S. Sapatnekar. - Boston, MA : Springer Science+Business Media, LLC, 2007. - v.: digital - Series on Integrated Circuits and Systems, 1558-9412 .

ISBN: 9780387485508

Subjects--Topical Terms:
Engineering
Computer aided design
Telecommunication
Systems engineering
Engineering
Circuits and Systems
Computer-Aided Engineering (CAD, CAE) and Design
Communications Engineering, Networks

LC Class. No.: TK7874.75 / S29 2007

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)